

# (12) United States Patent

Lee et al.

(10) **Patent No.:** 

US 9,411,360 B2

(45) **Date of Patent:** 

Aug. 9, 2016

## (54) METHOD TO MANAGE CURRENT DURING **CLOCK FREQUENCY CHANGES**

(71) Applicant: **Apple Inc.**, Cupertino, CA (US)

Inventors: Jong-Suk Lee, Sunnyvale, CA (US);

Wei-Han Lien, San Jose, CA (US); Shih-Chieh R. Wen, San Jose, CA (US)

(73) Assignee: Apple Inc., Cupertino, CA (US)

(\*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 217 days.

Appl. No.: 14/153,296

Filed: Jan. 13, 2014 (22)

#### (65)**Prior Publication Data**

US 2015/0198966 A1 Jul. 16, 2015

(51) **Int. Cl.** G06F 1/08

G06F 1/32

(2006.01)(2006.01)

(52) U.S. Cl.

CPC . G06F 1/08 (2013.01); G06F 1/324 (2013.01)

(58) Field of Classification Search

CPC ...... G06F 1/08; G06F 1/324 See application file for complete search history.

#### (56)**References Cited**

#### U.S. PATENT DOCUMENTS

| 6,223,297<br>6,988,217 | B1   |         | Inoue<br>Madrid et al. |
|------------------------|------|---------|------------------------|
| 7,013,406              |      | 3/2006  | Naveh et al.           |
| 7,210,054              | B2 * | 4/2007  | Jahagirdar G06F 1/08   |
|                        |      |         | 713/400                |
| 7,865,755              | B2   | 1/2011  | Engl et al.            |
| 8,181,049              | B2   | 5/2012  | Rozen et al.           |
| 8,892,922              | B2 * | 11/2014 | Frank G06F 1/324       |
|                        |      |         | 323/318                |
| 2013/0120037           | A1*  | 5/2013  | Tripathi G06F 1/08     |
|                        |      |         | 327/156                |
| 2015/0113304           | A1*  | 4/2015  | Kim G06F 1/324         |
|                        |      |         | 713/322                |
|                        |      |         |                        |

## \* cited by examiner

Primary Examiner — Thuan Du (74) Attorney, Agent, or Firm — Meyertons, Hood, Kivlin, Kowert & Goetzel, P.C.

### **ABSTRACT**

A system for managing a change in a frequency of a clock signal, including a clock generator configured to output the clock signal, a clock divider coupled to the output of the clock generator, a processor configured to select the frequency of the clock signal, and a clock management circuit. The clock management circuit may be configured to set the clock generator to adjust the clock signal to the selected frequency. The clock management circuit may be further configured to adjust a divisor value of the clock divider in a plurality of steps in response to a determination the clock signal stabilized at the selected frequency. A new divisor value may be selected during each step in the plurality of steps and each step may occur after a given time period.

# 20 Claims, 5 Drawing Sheets

